Synopsys System-Level Solutions White Paper

By Design Phase


System-Level Design Signal processing algorithm design, high-level synthesis, virtual prototyping, mechatronics and wiring harness		Manufacturing Mask synthesis and data prep, lithography simulation and verification and yield management

Verification High-performance system, RTL, equivalence checking, and mixed-signal verification solutions		TCAD Process and device simulation solutions for technology development and manufacturing

Implementation & Sign-Off Advanced digital and custom IC and FPGA design solutions, including synthesis, physical implementation, test and sign-off		All Tools Directory of all Synopsys tools

Reduce Risk with High Quality IP


Interface and Standards IP Broad portfolio of interface IP such as USB, PCIe, DDR, SATA, HDMI, MIPI and more		Verification IP Portfolio of standard bus interfaces such as USB, PCIe, SATA and more

Analog IP Portfolio of analog IP such as Data Converters, Audio Codecs, Video Analog Front Ends and more		minPower Components Low power datapath architectures and instantiable IP extends battery life in mobile applications and reduces power consumption for SoCs

DesignWare Library Library of design and verification IP: Datapath, AMBA, Star IP and more		Vertical Markets Data Center, Digital Home, Digital Office, Mobile Multimedia, Storage, Wireless

Accelerate time from idea to implementation ready RTL


Algorithm Design & Analysis High performance, model-based signal processing algorithm design, and high level synthesis technology		Virtual Prototyping Software models of complete systems enabling early and concurrent development of hardware and software

Architecture Development Efficient exploration and optimization of system-level performance for SoC interconnect and memory subsystem architectures		FPGA-Based Prototyping Modular, high performance hardware solutions enabling at-speed hardware/software development, validation and debug

Processor Development Unified development of application-specific processors, programmable accelerators and software tool chain		Saber Behavioral design, modeling, and simulation for power electronics, multi-domain systems, and wire harnesses

Helping You Address Your Toughest Design Challenges


Tool and Methodology Adoption Take full advantage of the latest features and methodologies available in Synopsys' tools		Design Implementation Leverage tapeout-proven flows and project experience to get your chip done

SoC Design & Verification Achieve rapid design closure by applying best practices in system-level design, RTL creation, rapid prototyping, and functional verification		Low Power Optimization Implement low power implementation and verification techniques to optimize your chip's power consumption

Design Flow Deployment Optimize your design flow to address the latest design challenges		Predictable Silicon Sign-Off Improve ASIC handoff with early optimization for physical effects

Solutions for Semiconductor and System Design


Eclypse Low Power Solution The perfect alignment of technology, methodology, IP, services, and industry standards to address advanced low power design		Discovery Verification Platform An integrated portfolio of functional, AMS, formal and low-power verification tools

Galaxy Implementation Platform A comprehensive solution for cell-based and custom IC implementation		Synplicity FPGA Design Solution Comprehensive toolsets, methodologies, and services to address FPGA design requirements

Industry Solutions Tailored solutions for automotive, memory, mil/aero, mobile devices & end-product categories		Lynx Design System A highly integrated, production-ready IC development platform

Expert Training and Support Services


Training Training courses on Synopsys� tools and methodologies		Global Support Centers Open a support issue online

SolvNet Get instant online access to the self-help support resources you need		Licensing, Installation & Compute Platforms The latest information about how to install, upgrade and manage your Synopsys licenses

Explore, Interact and Collaborate


Synopsys Users Group (SNUG) Technology users and product experts exchange ideas at SNUG conferences		University Program Resources for teaching IC design: how to apply to our program, curriculum, articles, support and training, and much more

Partners Collaborating to provide advanced reference flows, design kits, libraries, IP and methodology		Interoperability EDA tools working together for customer satisfaction and success

Blogs & Forums Insights from the experts, open forums for global Synopsys community

Synopsys: Innovation and Beyond


About Synopsys Discover our company, our management team and our values		Synopsys Careers Learn about jobs, internships and our commitment to diversity

News Room Read Synopsys news, contact the PR team, download an image, or gather other information		Events Meet with Synopsys at an industry event, participate at a SNUG® conference , or attend a Synopsys workshop or seminar

Investor Relations Browse information for shareholders, analysts and potential investors		Community Involvement Learn how Synopsys inspires the next generation of technologists

HOME

TOOLS

SYSTEM-LEVEL DESIGN

DIGITAL SIGNAL PROCESSING

Synopsys System-Level Solutions White Paper

Efficient Design and Verification of Digital Communication Systems

Physical layer design tool considerations, featuring LTE and WiMAX requirements
LTE and WiMAX are key contenders for next generation mobile phone system. Both standards are excellent examples to highlight the huge complexity involved in modern communication algorithms. This increasing complexity is the trigger for new design methodologies and tools.

When selecting a tool and methodology for efficient algorithm design, the entire flow must be considered, keeping the algorithm's complexity in mind. A suitable solution for small designs may be completely inadequate for designs of larger complexity. A tool or methodology employed for ad-hoc experiments can become a maintenance nightmare when a large team consisting of algorithm, hardware, and software developers works on the project. A seemingly low cost solution can quickly become very expensive, as add-on tools need to be purchased and as a considerable amount of internal engineering effort is spent to compensate for the lack of a robust tool infrastructure and flow integration. And finally, high simulation performance is required for certifying standard conformance of a LTE / WiMAX design.

This FREE white paper provides a detailed analysis on the elements that determine algorithm design and verification efficiency for LTE and WiMAX communications systems. The concept of efficiency is discussed for modeling, simulation, reuse, and verification. Different methodologies and simulation solutions are compared, providing decision making criteria that can be applied to your specific project requirements.

View the Outline

Please complete the form below and click the 'Access the PDF >>' button to complete the download. Note: By clicking 'Access the PDF >>', you acknowledge and agree to the terms of the Synopsys Privacy Policy.

Required Fields
How would you best describe your role? What is your primary application area in the next 6 to 12 months? Which algorithm design tools do you currently use?
Contact Information:
Email Address:
First Name:
Last Name:
Job Title:
Company:
Division:
Address:
City:
State/Province:
Postal/Zip Code:
Country:
Phone:

PERSONAL INFORMATION USE:
Synopsys will not share your personal information with anyone unless it obtains your prior approval. Synopsys may, however, provide aggregate market research data to other organizations as well as share the information you provide to Synopsys worldwide subsidiaries and business partners.
By registering, you agree to the terms of the Synopsys Privacy Policy.

Save my contact information on this computer.