Virtual Prototyping
Accelerate pre-RTL embedded software development, hardware/software integration, and system validation
Architecture Design
Quickly explore tradeoffs in your SoC architecture to achieve optimal product performance and cost to avoid over- or under-design
FPGA-Based Prototyping
Accelerate the creation of your ASIC prototype with a high-speed hardware prototyping environment including a comprehensive software flow
Core Optimization
Differentiate your product with the right combination of performance, power and area for your most design-critical cores
Design Flow Deployment
Optimize your design flow to address the latest design challenges
Physical Design Assistance
Leverage our tape-out proven flows and project experience to implement your very-deep submicron chip
IP Integration & SoC Verification
Get to market faster and reduce SoC design and verification cost by applying best practices in RTL creation and functional verification
PrimeTime Special Interest Group (SIG) Luncheon Featuring Gigascale Design Signoff
Co-sponsored by GLOBALFOUNDRIES
Synopsys hosts worldwide annual events for the PrimeTime Special Interest Group, providing an opportunity for PrimeTime users and design engineers to stay connected with the latest developments in the field of Static Timing Analysis (STA). We are pleased to host our first event at DATE 2012, co-sponsored by GLOBALFOUNDRIES.
Date: 13, March 2012 - during DATE 2012
Time: 11:45 - 13:30
Location: ICC, Dresden - Hall 1
Address: Ostra-Ufer 2, 01067 Dresden, Germany 0351 2160 Map
The theme for this event is Gigascale Design Signoff with Advanced OCV, ECO Guidance and HyperScale technologies being showcased. Industry timing experts will share their experience on these new exciting technologies and Synopsys' Research and Development team will delve deeper into the underlying engines. There will be a Question and Answer session at the end of the presentations for direct speaker-audience interaction.
During the lunch event, attendees will have the opportunity to talk with industry peers and the PrimeTime Research and Development staff. This event is open to Synopsys PrimeTime users and engineering managers. To attend the PrimeTime SIG event at ICC, Dresden, you are required to register for both DATE 2012 Exhibition and PrimeTime SIG separately. Registration is free of charge. Synopsys does not provide DATE badges.
You can access the past SIG events online at the Synopsys website.
Agenda
Time
Topic
11:45
Doors open
11:55
Introduction and Welcome by Synopsys Executive
12:05
Agenda and Speaker introduction by GLOBALFOUNDRIES Executive
12:10
Presentations by ARM, GLOBALFOUNDRIES, ST and Synopsys
13:10
Question and Answer session
13:25
Prize drawing & Closing remarks
* The luncheon is complimentary.
Please complete the registration form:
We appreciate your answering the questions below. Thank you in advance.
1. Do you plan to attend the DATE conference?
Yes
No ( Please register for the DATE 2012 Exhibition free of charge to attend the PrimeTime SIG luncheon)
Maybe
2. Which of the following do you use to model variation effects? (check all that apply)
On-chip variation (OCV)
Advanced on-chip variation (AOCV)
Statistical STA (SSTA)
None
3. At what technology node did you start/plan to start using AOCV?
65nm or above
45/40nm
32/28nm
22/20nm
4. How many ECO iterations does it take for you to close a design?
1-4
5-9
10-15
More than 15
5. How many modes and corners do you fix in an ECO run?
# of Modes
1-2
3-5
6-9
10 or more
# of Corners
1-2
3-5
6-9
10 or more
6. Which of the following hierarchical static timing analysis (STA) models do you use?
Interface Logic Model (ILM)
Enhanced Timing Model (ETM)
Both
None, I do flat STA
7. Are your block level constraints consistent with the top level to provide you predictable block level timing closure?
Always
Sometimes
Never
Do not know
8. If you run STA on hierarchical designs, do you close timing at all chip-level scenarios at the block before handing it off for chip-level analysis?
Yes, at all chip-level scenarios
No, only a subset
No, only one merged scenario
No, do not run STA on hierarchical designs
9. How would you like to be informed about PrimeTime updates and events? (check all that apply)
SolvNet TechUpdate
Email
Twitter
Blog
Other
10. How would you like to get information about PrimeTime's latest technology? (check all that apply)
SIG events
Webinars
SNUG Tutorials/Papers
Regional seminars
Other
PERSONAL INFORMATION USE:
Synopsys will not share your personal information with anyone unless it obtains your prior approval. Synopsys may, however, provide aggregate market research data to other organizations as well as share the information you provide to Synopsys worldwide subsidiaries and business partners. By registering, you agree to the terms of the Synopsys Privacy Policy.
Please enter the verification code shown below: (What is this?)
RSS