By Design Phase


System-Level Design Signal processing algorithm design, high-level synthesis, virtual prototyping, mechatronics and wiring harness		Manufacturing Mask synthesis and data prep, lithography simulation and verification and yield management

Verification High-performance system, RTL, equivalence checking, and mixed-signal verification solutions		TCAD Process and device simulation solutions for technology development and manufacturing

Implementation & Sign-Off Advanced digital and custom IC and FPGA design solutions, including synthesis, physical implementation, test and sign-off		All Tools Directory of all Synopsys tools

Reduce Risk with High Quality IP


Interface and Standards IP Broad portfolio of interface IP such as USB, PCIe, DDR, SATA, HDMI, MIPI and more		Verification IP Portfolio of standard bus interfaces such as USB, PCIe, SATA and more

Analog IP Portfolio of analog IP such as Data Converters, Audio Codecs, Video Analog Front Ends and more		minPower Components Low power datapath architectures and instantiable IP extends battery life in mobile applications and reduces power consumption for SoCs

DesignWare Library Library of design and verification IP: Datapath, AMBA, Star IP and more		Vertical Markets Data Center, Digital Home, Digital Office, Mobile Multimedia, Storage, Wireless

Accelerate time from idea to implementation ready RTL


Algorithm Design & Analysis High performance, model-based signal processing algorithm design, and high level synthesis technology		Virtual Prototyping Software models of complete systems enabling early and concurrent development of hardware and software

Architecture Development Efficient exploration and optimization of system-level performance for SoC interconnect and memory subsystem architectures		FPGA-Based Prototyping Modular, high performance hardware solutions enabling at-speed hardware/software development, validation and debug

Processor Development Unified development of application-specific processors, programmable accelerators and software tool chain		Saber Behavioral design, modeling, and simulation for power electronics, multi-domain systems, and wire harnesses

Helping You Address Your Toughest Design Challenges


Tool and Methodology Adoption Take full advantage of the latest features and methodologies available in Synopsys' tools		Design Implementation Leverage tapeout-proven flows and project experience to get your chip done

SoC Design & Verification Achieve rapid design closure by applying best practices in system-level design, RTL creation, rapid prototyping, and functional verification		Low Power Optimization Implement low power implementation and verification techniques to optimize your chip's power consumption

Design Flow Deployment Optimize your design flow to address the latest design challenges		Predictable Silicon Sign-Off Improve ASIC handoff with early optimization for physical effects

Solutions for Semiconductor and System Design


Eclypse Low Power Solution The perfect alignment of technology, methodology, IP, services, and industry standards to address advanced low power design		Discovery Verification Platform An integrated portfolio of functional, AMS, formal and low-power verification tools

Galaxy Implementation Platform A comprehensive solution for cell-based and custom IC implementation		Synplicity FPGA Design Solution Comprehensive toolsets, methodologies, and services to address FPGA design requirements

Industry Solutions Tailored solutions for automotive, memory, mil/aero, mobile devices & end-product categories		Lynx Design System A highly integrated, production-ready IC development platform

Expert Training and Support Services


Training Training courses on Synopsys� tools and methodologies		Global Support Centers Open a support issue online

SolvNet Get instant online access to the self-help support resources you need		Licensing, Installation & Compute Platforms The latest information about how to install, upgrade and manage your Synopsys licenses

Explore, Interact and Collaborate


Synopsys Users Group (SNUG) Technology users and product experts exchange ideas at SNUG conferences		University Program Resources for teaching IC design: how to apply to our program, curriculum, articles, support and training, and much more

Partners Collaborating to provide advanced reference flows, design kits, libraries, IP and methodology		Interoperability EDA tools working together for customer satisfaction and success

Blogs & Forums Insights from the experts, open forums for global Synopsys community

Synopsys: Innovation and Beyond


About Synopsys Discover our company, our management team and our values		Synopsys Careers Learn about jobs, internships and our commitment to diversity

News Room Read Synopsys news, contact the PR team, download an image, or gather other information		Events Meet with Synopsys at an industry event, participate at a SNUG® conference , or attend a Synopsys workshop or seminar

Investor Relations Browse information for shareholders, analysts and potential investors		Community Involvement Learn how Synopsys inspires the next generation of technologists

HOME

TECHNICAL BULLETIN

DesignWare Technical Bulletin

Search Tools

Analog IP Selector

DesignWare Technical Bulletin Q2-10 Issue

This edition of the DesignWare Technical Bulletin features white papers on PCI Express and Ethernet as well as articles on HDMI 1.4 and Mobile Storage. In addition, you will find the customary articles, videos and more.

Improving I/O Virtualization Performance with PCI Express
This paper describes the general concepts of virtualization and I/O virtualization. It will also discuss how I/O virtualization is addressed within the PCI Express specification and the changes required to add support for I/O virtualizatio n to an existing PCI Express interface.

DOWNLOAD PAPER >>

Ethernet Quality of Service: New IEEE Specifications Driving a New Generation of Network Products
As designers look to their next-generation network designs, they are faced with a set of new challeng es when developing products that incorporate the common Ethernet interface. This paper provides background on the latest IEEE specifications including the new Audio Video Bridging feature and explains how the new Synopsys DesignWare Ethernet Quality-of-Service IP supports them.

DOWNLOAD PAPER >>

Propelled by HDMI, the First 3D Devices Hit the Shelves
Going from HD to 3D comes with challenges on many fronts including recording, storing, transmitting, displaying and viewing of video. The latest HDMI 1.4 specification supports most of the 3D formats and provides the necessary bandwidth to transfer 3D content between the source and the s ink devices. This article details how HDMI 1.4 enables designers to incorporate 3D content into their SoCs.

READ FULL ARTICLE >>

DesignWare Mobile Storage Host Controller Core: Handling Timing Requirement for SD3.0 Cards
This article describes the timing requirement needed for interfacing the DesignWare Mobile Storage Host Controller core to SD cards that have different modes of operation. It explains how an external clock multiplexor structure is needed to meet the timing requirements across th e various card operating modes described in the SD Memory card specification Version 3.0.

READ FULL ARTICLE >>

WHITEPAPERS

Debugging SuperSpeed USB Software Using Virtual Prototypes

High Definition Video AFE: Far Beyond the ADC

VIDEOS

Make it EASY with Synopsys DesignWare DDR HARD PHY IP

ARTICLES

Chip Design: Does Wireless Communication Drive the Evolution of Data Converters?

Tech Talks on EDA Confidential: Is there such a thing as analog IP?

EDA DesignLine: Integrating analog video interface IP into SoCs delivers superb image quality (Part II)

EDA DesignLine: Integrating analog video interface IP into SoCs delivers superb image quality (Part I)