Synopsys Logo
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES

 UNIVERSITY PROGRAM
Dot
Arrow
Arrow
Arrow
Arrow
 RESOURCE CENTER
Dot
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
 MEMBERS ONLY
Dot
Arrow 
 INTERNATIONAL SITES
Dot
Arrow
Arrow
 RELATED LINKS
Dot
Arrow
Arrow
Arrow
Arrow

University Programs

Articles

Articles referencing use of Synopsys products in university projects are presented here for your reference. You will also find articles from Synopsys that may be of interest to you for teaching or research. Be sure to check back often for new contributions.
 Have you published a technical paper that is based on the use of Synopsys products?
 Do you have an interesting story to share with others about how your university is using Synopsys tools?
 What about results of an advanced research project?

If you would like to share your ideas or provide a link to research and interesting work happening at your university, we’d love to hear from you. Please send all inquiries to the Synopsys University Alliances team.

Modeling Variability in Nano CMOS Technology
Indian Institute of Science, Bangalore India

Strain-Engineered FinFETs
IIT Kharagpur, India

Interoperable PCell Libraries (IPL)
Synopsys/IPLNow.com

IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores
Florida State University

Aiding IP Core Verification with Coverage Metrics
Texas A&M University

Keeping Current with Operating System Versions
Synopsys

Self-Heating Effects in the High-Power GaN-based Field-Effect Transistors Revealed Using Sentaurus TCAD Tools
University of California, Riverside

Synthesize and Optimize OpenSPARC and the SCOORE Processors
University of California, Santa Cruz

Innovating with OpenSPARC T1
Sun Microsystems

IBM and Synopsys: PowerPC 405 University Program Overview
IBM

Shorter is Better: Coding in SystemVerilog vs. Verilog
Synopsys

Undergraduate Team Wins IEEE Region 4 Student Paper Contest Using Synopsys-based Design Flow
Purdue University

MEMS Design Using IC Design Tools
Carnegie Mellon

Response Surface Methodology for Statistical Characterization of Nano CMOS Devices and Circuits
IIT Bombay, India

Optimization of n-channel Tunnel FET for the Sub-22nm Gate Length Regime
IIT Bombay, India

Synopsys Tools Cited in Work on Power MOSFETs, Improved RAM Designs, Dual-gate FinFET Designs, Advanced Arithmetic and DSP Architectures, and Nanowire Biosensors
Purdue University