Synopsys Logo
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES
 PROFESSIONAL SERVICES
Dot
Arrow TOOL & METHODOLOGY DEPLOYMENT
Arrow FLOW OPTIMIZATION
Arrow IMPLEMENTATION
Arrow VERIFICATION CONSULTING
Dot

Arrow STRATEGIC ALLIANCES
Arrow BROCHURES
Arrow DATASHEETS
Arrow SUCCESS STORIES
Arrow TECHNICAL PAPERS
Arrow NEWS AND ARTICLES
Arrow CONTACT US

Archived News Releases

ARM, Artisan, National Semiconductor, Synopsys and UMC Collaborate On Comprehensive Low-Power SoC Solution
November 8, 2004
SoC Expected to Demonstrate up to 60 Percent Energy Savings

IPCore Technologies Adopts Synopsys Solution as Primary Design Flow
August 31, 2004
Industry Leaders Team Up To Provide Unified Solution for FPGAs, Structured ASICs and ASICs

Altera Collaborates with Synopsys on Hardcopy Structured ASICS
June 8, 2004
Industry Leaders Team Up To Provide Unified Solution for FPGAs, Structured ASICs and ASICs

TSMC and Synopsys Address Design Challenges for 90 Nanometer and Below with TSMC Reference Flow 5.0
June 7, 2004
Reference Flow Adds Galaxy Design Platform's Low Power Optimization, Advanced Flip Chip and Design for Manufacturing Capabilities

Synopsys Announces Galaxy and Discovery Platform Support for 90 Nanometer IBM-Chartered Process
May 24, 2004
Complete RTL to Production-Ready GDSII Capability for IBM-Chartered Cross-Foundry Design Enablement Program

UMC and Synopsys Develop Reference Flow for UMC'S Advanced Deep Submicron Processes
May 3, 2004
Collaboration Validates Synopsys' Galaxy Design Platform for UMC's 0.13 micron Process

Synopsys and HHNEC Jointly Deliver Reference Design Flow
Mar 16, 2004
Validated Flow Can Help Designers More Rapidly Achieve Volume Production

Honeywell and Synopsys Will Co-develop Design Flow for Next-Generation Radiation-Hardened Integrated Circuits
Mar 1, 2004
Honeywell and Synopsys have signed an agreement to jointly develop a design infrastructure to support the creation of leading-edge radiation-hardened and radiation-tolerant ASICs.

Synopsys Professional Services Collaborates with Toshiba to Develop Media Embedded Processor (MeP) Reference Design Flow
Oct 20, 2003
MeP Reference Design Flow Streamlines Design Development Time and Improves Predictability of Core Implementation

"Ready for IBM Technology" Program for Semiconductor Products Expanded
April 9, 2003
Now Includes Foundry and ASIC Solutions, in Addition to PowerPC Offerings

View all Synopsys Press Releases